aboutsummaryrefslogtreecommitdiff
path: root/okm.kicad_pro
diff options
context:
space:
mode:
Diffstat (limited to 'okm.kicad_pro')
-rw-r--r--okm.kicad_pro85
1 files changed, 75 insertions, 10 deletions
diff --git a/okm.kicad_pro b/okm.kicad_pro
index 320b75a..87b3081 100644
--- a/okm.kicad_pro
+++ b/okm.kicad_pro
@@ -37,9 +37,9 @@
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
- "drill": 0.762,
- "height": 1.524,
- "width": 1.524
+ "drill": 0.0,
+ "height": 1.14,
+ "width": 0.6
},
"silk_line_width": 0.09999999999999999,
"silk_text_italic": false,
@@ -48,10 +48,16 @@
"silk_text_thickness": 0.09999999999999999,
"silk_text_upright": false,
"zones": {
- "min_clearance": 0.5
+ "min_clearance": 0.0
}
},
- "diff_pair_dimensions": [],
+ "diff_pair_dimensions": [
+ {
+ "gap": 0.0,
+ "via_gap": 0.0,
+ "width": 0.0
+ }
+ ],
"drc_exclusions": [],
"meta": {
"version": 2
@@ -170,7 +176,14 @@
"td_width_to_size_filter_ratio": 0.9
}
],
- "track_widths": [],
+ "track_widths": [
+ 0.0,
+ 0.2,
+ 0.25,
+ 0.35,
+ 0.4,
+ 0.5
+ ],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
@@ -197,7 +210,12 @@
"spacing": 0.6
}
},
- "via_dimensions": [],
+ "via_dimensions": [
+ {
+ "diameter": 0.0,
+ "drill": 0.0
+ }
+ ],
"zones_allow_external_fillets": false
},
"ipc2581": {
@@ -447,7 +465,41 @@
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
- "track_width": 0.2,
+ "track_width": 0.25,
+ "via_diameter": 0.6,
+ "via_drill": 0.3,
+ "wire_width": 6
+ },
+ {
+ "bus_width": 12,
+ "clearance": 0.2,
+ "diff_pair_gap": 0.25,
+ "diff_pair_via_gap": 0.25,
+ "diff_pair_width": 0.2,
+ "line_style": 0,
+ "microvia_diameter": 0.3,
+ "microvia_drill": 0.1,
+ "name": "Ground",
+ "pcb_color": "rgba(0, 0, 0, 0.000)",
+ "schematic_color": "rgba(0, 0, 0, 0.000)",
+ "track_width": 0.25,
+ "via_diameter": 0.6,
+ "via_drill": 0.3,
+ "wire_width": 6
+ },
+ {
+ "bus_width": 12,
+ "clearance": 0.2,
+ "diff_pair_gap": 0.25,
+ "diff_pair_via_gap": 0.25,
+ "diff_pair_width": 0.2,
+ "line_style": 0,
+ "microvia_diameter": 0.3,
+ "microvia_drill": 0.1,
+ "name": "Power",
+ "pcb_color": "rgba(0, 0, 0, 0.000)",
+ "schematic_color": "rgba(0, 0, 0, 0.000)",
+ "track_width": 0.5,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6
@@ -458,14 +510,19 @@
},
"net_colors": null,
"netclass_assignments": null,
- "netclass_patterns": []
+ "netclass_patterns": [
+ {
+ "netclass": "Power",
+ "pattern": "\\+VUSB|\\+\\dV\\d|\\+?VBAT|GND"
+ }
+ ]
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
- "plot": "",
+ "plot": "fab/",
"pos_files": "",
"specctra_dsn": "",
"step": "",
@@ -561,6 +618,14 @@
"version": 1
},
"net_format_name": "",
+ "ngspice": {
+ "fix_include_paths": true,
+ "meta": {
+ "version": 0
+ },
+ "model_mode": 4,
+ "workbook_filename": ""
+ },
"page_layout_descr_file": "",
"plot_directory": "",
"spice_current_sheet_as_root": false,